Emulation Engineer(3 To 7 Years) SpanIdea Systems
SpanIdea Systems
Office Location
Full Time
Experience: 3 - 3 years required
Pay:
Salary Information not included
Type: Full Time
Location: Hyderabad
Skills: System Verilog, Verilog, SoC architecture, Communication skills, Team Collaboration, Cadence tool flows, AXI protocol
About SpanIdea Systems
Job Description
As an ideal candidate for this role, you should possess 3-5 years of experience in emulation/prototyping utilizing Cadence tool flows such as Palladium and Protium. Your expertise should extend to having a working knowledge of System Verilog and Verilog language semantics, along with familiarity with compilation flows associated with these languages. A solid understanding of SOC architecture and the AXI protocol is essential for this position. Your ability to comprehend and work effectively with SOC architectures and AXI protocol will be crucial to your success in this role. Moreover, strong communication skills and the capacity for effective team collaboration are highly valued. Your ability to communicate effectively and collaborate efficiently with team members will contribute significantly to the overall success of the projects you will be involved in.,