Apply For FPGA Senior Engineer

• Ceragon
• Office Location
• Full Time

Experience: 5 - 5 years required

Pay:

Salary Information not included

Type: Full Time

Location: Karnataka

Skills: FPGA Design, RTL design, synthesis, timing closure, Simulation, System Verilog, Python, Verification test benches, CC, Tcl, UVM verification flow