1.
SA finite state machine
2.
K-map is used to minimize the number of
3.
The resolution of 6-bit DAC will be nearly.
4.
5.
An 8-bit DAC produces Vout = 0.05 V for a digital input of 00000001. The full scale output will be nearly.
6.
A linear ramp ADC uses a 10 bit counting register and a 15 kHz clock frequency. The register output is 1111111111 when the input voltage is 100mV. The required ramp rate-of-change and the ADC conversion time are nearly
7.
8.
A three-phase full wave rectifier with resistive load has a ripple factor
9.
10.